Abstract This paper presents a reconfigurable discrete-time audio Sigma-Delta modulator implemented in 0.18-µm CMOS technology. The 600 µm Â 400 µm core area SD modulator is based on a 2 + 2 MASH architecture, and features several different operating modes in which noise-shaping order, number of output word bits, sampling rate, and bandwidth can be programmed ad hoc. By design, the power consumption is minimized for the selected operating mode. The achieved performance ranges from 99-dB DR with 4th-order noise shaping and full standard audio bandwidth, while consuming 0.97 mW down to 85-dB DR with second order noise shaping over reduced bandwidth for vocal control operation, while consuming 100 µW. The developed device can be used either to read-out different sources (microphones) or to operate in different modes within the same system (i.e. with the same microphone in different scenarios). The trade-off between performance and re-configurability is the key element of this work.
Introduction
Audio modules are key elements in most portable devices such as mobile phones, tablets or music players and recorders. For instance, in the latest generation of mobiles, simple processing of the audio signal for calls is not enough anymore:
more demanding features such as high-fidelity audio recording, voice commands execution or dictation of text must be available on the device. These new functionalities lead to an enhanced scenario which must deal with an intrinsic trade-off between performance and power consumption. For example, in devices that support voice commands, the audio module must always be active with an extremely low power consumption and a dynamic range (DR) that can be relatively small [1] [2] [3] [4] . However, when an input signal is detected, the DR and, therefore, the power consumption can be increased in order to perform the required functions. For example, when the audio acquisition module must be always active to detect voice commands, the bandwidth and DR specifications are of the order of 4 kHz and 70 dB, respectively, accompanied by an extremely limited power consumption (around 100 µW). On the other hand, in Hi-Fidelity applications the required bandwidth is the standard one (20 kHz) and the DR must be larger than 90 dB, accepting a power consumption of the order of mW. [5] [6] [7] . This paper reports a reconfigurable Sigma-Delta (SD) modulator, whose performance can be adapted in real time to the function to be performed. In particular, the noise-shaping order can be programmed (second or fourth order), as well as the bandwidth of the signal (4 or 20 kHz), the sampling frequency (780 kHz, 2.4 MHz, or 3.6 MHz), the bias current (50, 75, or 100% of the nominal value) and the number of bits of the digital output word (single-bit, 2-bit).
Reconfigurable Sigma-Delta Modulator
The proposed SD modulator [8] is based on a multi-stage noise shaping architecture (MASH), whose block diagram is illustrated in Fig. 1 , and consists of two cascaded second-order stages followed by a digital recombination. The DR and the power consumption obtained in the configurations are summarized in Table 1 . It is possible to identify three main modes, defined as "low power" (LP), "standard" (ST) and "high resolution" (HR). When second order noise shaping is selected, only the second stage of the MASH structure is active, while the first stage is turned off. The two switched-capacitor SD modulators of the MASH structure are topologically identical, but in the second stage the values of the capacitors and of the bias currents are reduced. The modulator has been fabricated in 0.18-µm technology supporting a variable voltage supply from 1.6 to 3.6 V, typical of battery operated systems thanks to a suitable on-chip linear low dropout voltage regulator.
Measurements Results
The chip prototype, whose photo is shown in Fig. 2, features a The circuit exhibits a noise shaping of the fourth order in the HR measurement and of the second order in the LP measurement, as expected. The noise floor in HR is about 12 dB lower than in LP due to the reduction of sampling and DAC capacitor values and bias current. Figure 5 shows the signal-to-noise and distortion ratio (SNDR) of the SD modulator as a function of the amplitude of a 1 kHz input signal in HR, ST, and LP configuration.
The circuit achieves a DR of 99 dB in HR, of 96 dB in ST, and of 85 dB in LP configuration respectively. The peak SNDR for large signals is limited in all configurations to about 80 dB due to the harmonic distortion of the source available for the measurements (in the application, considered, the SNDR for audio signals with amplitude larger than 100 dB SPL would be limited in any case to about 75 dB by the harmonic distortion of the MEMS microphone). The optimal SNDR characterization of a SC input SD could be carried out thanks to the availability of an ad hoc on-chip pre-amplifier with noise and distortion contributions negligible with respect to the modulator features. Table 1 also summarizes the performances of SD modulator in the three main configurations.
